

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
26 July 2001 (26.07.2001)

PCT

(10) International Publication Number  
**WO 01/54202 A1**

(51) International Patent Classification<sup>7</sup>: **H01L 29/10**,  
21/336, 29/06

(74) Agents: **CONNORS, Matthew, E. et al.**; Samuels,  
Gauthier & Stevens, LLP, Suite 3300, 225 Franklin Street,  
Boston, MA 02110 (US).

(21) International Application Number: **PCT/US01/01730**

(81) Designated States (*national*): CA, JP.

(22) International Filing Date: 18 January 2001 (18.01.2001)

(84) Designated States (*regional*): European patent (AT, BE,  
CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC,  
NL, PT, SE, TR).

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
60/177,099 20 January 2000 (20.01.2000) US

**Published:**


- with international search report
- before the expiration of the time limit for amending the  
claims and to be republished in the event of receipt of  
amendments

(71) Applicant: **AMBERWAVE SYSTEMS CORPORA-  
TION** [US/US]; 13 Garabedian Drive, Salem, NH 03079  
(US).

For two-letter codes and other abbreviations, refer to the "Guid-  
ance Notes on Codes and Abbreviations" appearing at the begin-  
ning of each regular issue of the PCT Gazette.

(72) Inventors: **BULSARA, Mayank, T.**; Apartment 3-R, 63  
Hurley Street, Cambridge, MA 02141 (US). **FITZGER-  
ALD, Eugene, A.**; 7 Camelot Road, Windham, NH 03087  
(US).

(54) Title: **STRAINED-SILICON METAL OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTORS**



(57) Abstract: A DMOS field effect transistor fabricated from a SiGe heterostructure and a method of fabricating same. The heterostructure includes a strained Si layer on a relaxed, low dislocation density SiGe template. In an exemplary embodiment, the DMOS FET includes a SiGe/Si heterostructure on top of a bulk Si substrate. The heterostructure includes a SiGe graded layer, a SiGe cap of uniform composition layer, and a strained Si channel layer. In accordance with another embodiment, the invention provides a heterostructure for a DMOS transistor, and method of fabricating same, including a monocrystalline Si substrate, a relaxed uniform composition SiGe layer on the substrate; a first strained-Si channel layer on the uniform composition SiGe layer, a SiGe cap layer on the strained-Si channel layer, and a second strained-Si layer on the cap layer.

WO 01/54202 A1

### PRIORITY INFORMATION

5        This application claims priority from provisional application Ser. No. 60/177,099 filed January 20, 2000.

### BACKGROUND OF THE INVENTION

The invention relates to strained-Si diffused metal oxide semiconductor (DMOS) field effect transistors (FETs).

10        The receiving/transmitting systems in the wireless communications industry form the backbone of what has become an essential communications network throughout the world. To sustain the continued growth of the wireless communications industry in terms of number of users, data transfer rates, and commercial potential, the essential microelectronic components that are placed in the receiving/transmitting systems must perform at higher levels at lower cost.

GaAs and other III-V compound semiconductors provide the necessary performance in terms of power and speed; however, they do not provide the volume-cost curve to sustain the continued expansion of the wireless communications industry. For this reason, Si microelectronics, which offer compelling economics compared to other semiconductor technologies, have invaded market space previously occupied by III-V compound microelectronics. Different Si technologies are implemented at different parts of the communications backbone. For analog applications that require operation at high voltage, i.e., the devices must have a large breakdown voltage, the Si diffused metal oxide semiconductor (DMOS) transistor is commonly implemented.

25        A schematic block diagram of a DMOS transistor 100 is shown in Figure 1. The key features of this device, as compared to standard Si metal-oxide-semiconductor field effect transistors (MOSFET) or bipolar junction transistors (BJT), are the diffused channel region 102 close to the source 104 and the extended drain 106 (collectively, these two regions can be referred to as the channel region). The combination gives DMOS transistors the ability to operate at high frequency and withstand a large voltage drop between the source and the drain for high power operation. Note that DMOS transistors also have configurations where the terminals for the device are not all on the surface.

To make a distinction between the different configurations, the device depicted in

Figure 1 is commonly referred to as a lateral DMOS (LDMOS) transistor. A device with its terminals on the front and backside of the wafer is referred to as a vertical DMOS (VDMOS) transistor. The descriptions and embodiments of the invention are best described in the LDMOS configuration. Even within the LDMOS category, there are further variations on the LDMOS transistor that incorporate different doping concentrations in the channel region. With reference to Figures 2A-2C, there are shown schematics of different doping profiles in an LDMOS transistor channel. Figures 2A and 2B show asymmetric doping profiles, and Figure 2C shows a symmetric doping profile.

Although Si-based devices, including Si DMOS, have supplanted III-V compound devices in many microelectronics markets, the inherent speed limitations of Si still prevent it from displacing III-V compound devices in a number of very high-speed applications. To address the limitations of Si, novel device heterostructures can be implemented with SiGe alloys to allow Si to extend its roadmap and continue to provide better performance in an economical manner, an essential combination for future communications systems.

Figure 3 is a schematic of the wireless communications spectrum with a snapshot of current materials technologies and anticipated materials technologies. SiGe-based electronics are predicted to play a heavy role in future wireless communications electronics.

### SUMMARY OF THE INVENTION

The invention provides a DMOS field effect transistor fabricated from a SiGe heterostructure and a method of fabricating same. The heterostructure includes a strained Si layer on a relaxed, low dislocation density SiGe template. In an exemplary embodiment, the DMOS FET includes a SiGe/Si heterostructure on top of a bulk Si substrate. The heterostructure includes a SiGe graded layer, a SiGe cap of uniform composition layer, and a strained Si channel layer.

In accordance with one embodiment, the invention provides a heterostructure for a DMOS transistor, and method of fabricating same, including a monocrystalline Si substrate, a relaxed SiGe uniform composition layer on the substrate, and a strained-Si channel layer on the uniform composition layer. The heterostructure can be implemented into an integrated circuit.

In accordance with another embodiment, the invention provides a heterostructure for a (DMOS) transistor, and method of fabricating same, including a monocrystalline Si substrate, a relaxed SiGe uniform composition layer on the substrate, a first strained-Si channel layer on the uniform composition layer, a SiGe cap layer on the strained-Si channel

layer, and a second strained-Si layer on the cap layer.

### **BRIEF DESCRIPTION OF THE DRAWINGS**

Figure 1 is a schematic block diagram of a DMOS transistor;

5      Figures 2A-2C are schematics of different doping profiles in an LDMOS transistor channel;

Figure 3 is a schematic of the wireless communications spectrum with a snapshot of current materials technologies and anticipated materials technologies;

10      Figure 4 is a schematic block diagram of an exemplary embodiment of a DMOS FET in accordance with the invention;

Figure 5 is a schematic depiction of the band offset for strained Si on relaxed SiGe;

Figure 6 is a schematic depiction of the conduction band of strained Si;

Figures 7A and 7B are graphs showing mobility enhancements vs. effective field for electrons and holes, for strained silicon on  $\text{Si}_{1-x}\text{Ge}_x$  for  $x=10-30\%$ , respectively;

15      Figure 8 is a schematic equivalent circuit diagram of an enhancement/depletion mode model DMOS transistor 80 in accordance with an exemplary embodiment of the invention;

20      Figure 9 is a graph of the transconductance for a LDMOS transistor with strained-Si ( $\epsilon\text{-Si}$ ) and bulk Si with a saturation condition in both the enhancement mode and depletion mode regime;

Figure 10 is a graph of the transconductance for a LDMOS transistor with strained-Si and bulk Si with a saturation condition only in the depletion mode regime;

Figure 11 is a schematic block diagram of an exemplary embodiment of a strained Si DMOS transistor in accordance with the invention;

25      Figures 12A and 12B are schematic block diagrams of alternative exemplary embodiments of LDMOS transistor structures in accordance with the invention; and

Figure 13 is a schematic block diagram of an exemplary embodiment of a buried channel LDMOS transistor device structure 130 in accordance with the invention.

30

### **DETAILED DESCRIPTION OF THE INVENTION**

The invention is a DMOS field effect transistor fabricated from a SiGe heterostructure, including a strained Si layer on a relaxed, low dislocation density SiGe template. Figure 4 is a schematic block diagram of an exemplary embodiment of a DMOS

FET 40 in accordance with the invention. The FET includes a SiGe/Si heterostructure 41 on top of a bulk Si substrate 42. The heterostructure includes a SiGe graded layer 43, a SiGe cap of uniform composition layer 44, and a strained Si ( $\epsilon$ -Si) channel layer 45. The device also includes a diffused channel 46, a source 47, a drain 48, and a gate stack 49.

5 The layers are grown epitaxially with a technique such as low-pressure chemical vapor deposition (LPCVD). The SiGe graded layer 43 employs technology developed to engineer the lattice constant of Si. See, for example, E.A. Fitzgerald *et. al.*, J. Vac. Sci. Tech. B **10**, 1807 (1992), incorporated herein by reference. The SiGe cap layer 44 provides a virtual substrate that is removed from the defects in the graded layer and thus allows  
10 reliable device layer operation. The strained Si layer 45 on top of the SiGe cap is under tension because the equilibrium lattice constant of Si is less than that of SiGe. It will be appreciated that the thickness of the Si layer is limited due to critical thickness constraints.

The tensile strain breaks the degeneracy of the Si conduction band so that only two valleys are occupied instead of six. This conduction band split results in a very high in-  
15 plane mobility in the strained Si layer ( $\sim 2900 \text{ cm}^2/\text{V}\cdot\text{sec}$  with  $10^{11}$ - $10^{12} \text{ cm}^{-2}$  electron densities, closer to  $1000 \text{ cm}^2/\text{V}\cdot\text{sec}$  with  $>10^{12} \text{ cm}^{-2}$  electron densities). By using the high mobility, strained silicon for the channel region of a DMOS device, the device speed can be improved by 20-80% at constant gate length. Unlike GaAs high mobility technologies, strained silicon DMOS devices can be fabricated with standard silicon DMOS processing  
20 methods and tools. This compatibility allows for significant performance enhancement at low cost.

Semiconductor heterostructures have been utilized in various semiconductor devices and materials systems (AlGaAs/GaAs for semiconductor lasers and InGaAs/GaAs heterojunction field effect transistors). However, most of the semiconductor devices and  
25 materials systems based on heterostructures utilized schemes that allowed the entire structure to be nearly lattice-matched, i.e., no defects are introduced due to the limited strain in the epitaxial layers. Defect engineering in the late 1980s and early 1990s enabled the production of non-lattice-matched heterostructures. Of particular importance in the field of lattice-mismatched epitaxy is the relaxed SiGe on Si substrate heterosystem, which has  
30 numerous possibilities for novel device operation from high-speed transistors to integrated optoelectronics.

If the SiGe is relaxed, i.e., strain free, and the Si is strained, then the band alignment allows confinement in the conduction band, as shown in Figure 5. Figure 5 is a schematic depiction of the band offset for strained Si on relaxed SiGe. When brought to practice, the  
35 bandgap misalignment allows for electron confinement in the strained Si layer. The strained

Si not only allows electron confinement and the creation of electron gases and channels, but also modifies the Fermi surface.

The strain lowers the energy of the two-fold degenerate ( $\Delta_2$ ) out-of-plane valleys with respect to the four-fold degenerate ( $\Delta_4$ ) in-plane valleys. Figure 6 is a schematic depiction of the conduction band of strained Si. This energy splitting has two effects: 1) only the transverse electron mass is observed during in-plane electron motion due to the lack of longitudinal components in the in-plane valleys, and 2) the intervalley scattering normally experienced in bulk Si is significantly reduced due to the decreased number of occupied valleys.

Until 1991, the experimentally observed electron mobilities were far below the expected values. The low mobilities can be attributed to the relaxed SiGe layer on Si. These early trials used uniform composition SiGe relaxed layers on Si (no compositional grading); therefore, the threading dislocation densities in the carrier channels were  $>10^8 \text{ cm}^{-2}$ . This dislocation density causes significant scattering of the carriers, and thus prevents the achievement of high electron mobilities. When advancements in defect engineering are applied to the strained Si/relaxed SiGe heterosystem, high intrinsic mobilities and high mobilities during device operation can be achieved.

The effects of the Ge concentration in the SiGe layer on electron and hole mobility for a strained Si MOSFET can be seen in Figures 7A and 7B, respectively. Figures 7A and 7B are graphs showing mobility enhancements vs. effective field for electrons and holes, and for strained silicon on  $\text{Si}_{1-x}\text{Ge}_x$  for  $x=10\text{-}30\%$ , respectively.

At 20% Ge, the electron enhancement at high fields is approximately 1.75 while the hole enhancement is essentially negligible. When the Ge concentration is increased to 30%, the electron enhancement improves slightly to 1.8 and the hole enhancement rises to about 1.4. The electron enhancement saturates at 20% Ge, where the conduction band splitting is large enough that almost all of the electrons occupy the high mobility band. Hole enhancement saturation has not yet been observed; however, saturation is predicted to occur at a Ge concentration of 40%.

DMOS transistors offer advantages for Si circuitry in analog circuit design. Analog circuit designs make demands on devices and other circuit components that are different from that of digital circuits. For instance, it is imperative that devices used in analog applications have high output impedances, while the opposite is actually true for digital applications. An ideal analog transistor has a high intrinsic gain, high transconductance, and a high cutoff frequency.

A DMOS transistor can be modeled as an enhancement mode device in series with a depletion mode device. Figure 8 is a schematic circuit diagram of an enhancement/depletion mode model DMOS transistor 80 in accordance with an exemplary embodiment of the invention. Since devices for analog application are typically operated in the saturation regime, three possible modes of operation can be anticipated: the enhancement mode channel in saturation, the depletion mode channel in saturation, and both the depletion mode and enhancement mode channels in saturation. For best performance, the depletion mode must be in saturation; therefore, the two favorable operating regimes are depletion mode channel saturated, and depletion mode and enhancement mode channels saturated concurrently.

For the case where the depletion mode channel is saturated (assuming no carrier velocity saturation), the transconductance is modeled by the following expression:

$$g_m = \frac{\beta_e \beta_d (V_g - V_x - V_{td})(V_g - V_{te})}{(V_g - V_x)(\beta_e + \beta_d) - (\beta_e V_{te} + \beta_d V_{td})}$$

where  $V_g$  is the applied gate voltage,  $V_x$  ( $\beta_e$ ,  $V_g$ ,  $V_{te}$ ,  $\beta_d$ ,  $V_{td}$ ) is the intermediate voltage between the two devices which is a function in and of itself,  $V_{td}$  is the threshold voltage of the depletion mode device, and  $V_{te}$  is the threshold voltage of the enhancement mode device.

$\beta_e$  is the gain in the enhancement mode device and is given by

$$\beta_e = \frac{\mu_e C W}{L_e}$$

where  $\mu_e$  is the mobility of the carriers in the enhancement mode channel,  $C$  is the gate capacitance per unit area,  $W$  is the width of the channel, and  $L_e$  is the length of the enhancement mode channel.

$\beta_d$  is the gain in the depletion mode device and is given by

$$\beta_d = \frac{\mu_d C W}{L_d}$$

where  $\mu_d$  is the mobility of the carriers in the depletion mode channel and  $L_d$  is the length of the depletion mode channel.

For the regime where both the depletion mode and enhancement mode devices are saturated, the transconductance is given by

$$g_m = \beta_e (V_g - V_{te})$$

with the variables defined as above.

Important characteristics of the DMOS transistor include the channel lengths, the carrier mobilities in each channel (the ratio of the two mobilities as well), and the threshold voltages. These parameters in effect determine terminal and operation characteristics of the device. Using the model and assuming an n-channel DMOS device structure, the impact of the invention can be demonstrated. With  $V_{td}=-0.90$  V,  $V_{te}=0.75$  V,  $L_d=0.70\times10^{-4}$  cm,  $L_e=0.08\times10^{-4}$  cm,  $\mu_e=380$  cm<sup>2</sup>/V-sec,  $\mu_d=600$  cm<sup>2</sup>/V-sec,  $C/W=1$  F/cm (for simplicity a value of unity was assumed) and a mobility enhancement factor for electrons in strained Si of 1.8, the transconductance for the two possible regimes of operation are shown in Figures 9 and 10.

Figure 9 is a graph of the transconductance for a LDMOS transistor with strained-Si ( $\epsilon$ -Si) and bulk Si with a saturation condition in both the enhancement mode and depletion mode regime. Figure 9 shows the regime where both the enhancement and depletion mode devices are saturated and there is a straight 80% gain in transconductance through the use of strained Si.

The device operation regime where only the depletion mode device is saturated is shown in Figure 10. Figure 10 is a graph of the transconductance for a LDMOS transistor with strained-Si and bulk Si with a saturation condition only in the depletion mode regime. Again, there is an enhancement associated with the use of strained Si. The optimal regime for operation of the device (without carrier velocity saturation) occurs near the boundary of the two regimes where the transconductance is at a maximum. However, the strained Si augments the transconductance of the LDMOS transistor anywhere between 20-80% in the general case. The increased transconductance corresponds to higher operating frequencies and greater ability to drive large capacitive loads, so the invention can provide a substantial benefit to analog device applications.

An important aspect of the invention and device performance is the initial epitaxial heterostructure shown in Figure 11. Figure 11 is a schematic block diagram of an exemplary embodiment of a strained Si DMOS transistor 110 in accordance with the invention. The processing steps for fabricating such a transistor are as follows: a) bulk substrate 112 cleaning/preparation, b) epitaxial growth of a Si buffer/initiation layer, c) epitaxial growth of a SiGe graded buffer layer 114, d) epitaxial growth of a uniform concentration cap layer 116, and e) epitaxial growth of a strained Si layer 118 below the thickness upon which defects will be introduced to relieve strain (also known as the critical thickness).

The structure of Figure 11 can also be achieved with a planarization process inserted during an interruption of the epitaxial growth of the uniform composition layer. Although



compositional grading allows control of the surface material quality, strain fields due to misfit dislocations in the graded layer can lead to roughness at the surface of the epitaxial layer. If the roughness is severe, it will serve as a pinning site for dislocations and cause a dislocation pileup. An intermediate planarization step removes the surface roughness and thus reduces the dislocation density in the final epitaxial film. The smooth surface provided by planarization also assists in the lithography of the device and enables the production of fine-line features.

Subsequent processing of the heterostructures leads to alternative embodiments of the invention. Figures 12A and 12B are schematic block diagrams of alternative exemplary embodiments of LDMOS transistor structures in accordance with the invention. Figure 12A shows a structure 120 which includes a SiGe cap layer 122 provided directly on a bulk Si substrate 121 surface, with a strained Si epitaxial layer 123 provided on the cap layer. In the exemplary embodiment, the cap layer is, for example, a  $\sim 3\text{-}10\mu\text{m}$  thick uniform cap layer with  $\sim 30\%$  content, and the strained Si layer  $\sim 25\text{-}300\text{\AA}$  thick. Figure 12B shows a similar structure 124 including an insulating layer 125 embedded between the SiGe cap 122 and the bulk Si substrate 121. These substrates are produced by bonding a relaxed SiGe layer to a new Si (or  $\text{SiO}_2$  coated Si) substrate, and then subsequently removing the original substrate and graded layer.

Figure 13 is a schematic block diagram of an exemplary embodiment of a buried channel LDMOS transistor device structure 130 in accordance with the invention. Figure 13 shows an initial heterostructure that has the conducting channel spatially separated from the surface via a cap region. In this exemplary embodiment, the charge carrier motion is distanced from the oxide interface, which induces carrier scattering, and thus the device speed is further improved. The structure 130 includes a Si substrate 131, a SiGe graded layer 132 ( $\sim 1\text{-}4\mu\text{m}$  thick graded up to  $\sim 30\%$  Ge content), a SiGe uniform layer 133 ( $\sim 3\text{-}10\mu\text{m}$  thick with  $\sim 30\%$  Ge content), a strained Si layer 134 ( $\sim 25\text{-}300\text{\AA}$  thick), a SiGe cap layer 135 ( $\sim 25\text{-}200\text{\AA}$  thick), and a second strained Si layer 136 ( $\sim 25\text{-}200\text{\AA}$  thick).

The second Si layer 136 is used to form the gate oxide of the device. When SiGe alloys are oxidized with conventional techniques, such as thermal oxidation, an excessive number of interfacial surface states are created, typically in excess of  $10^{13}\text{cm}^{-2}$ . In order to overcome this problem, a sacrificial Si oxidation layer is introduced into the heterostructure. The oxidation of this layer is carefully controlled to ensure that approximately  $5\text{-}15\text{\AA}$  of Si remains after oxidation. Since the oxide interface is in the Si and not the SiGe, the interfacial state density remains low, i.e.,  $10^{10}\text{-}10^{11}\text{cm}^{-2}$ , and device

performance is not compromised.

Although the present invention has been shown and described with respect to several preferred embodiments thereof, various changes, omissions and additions to the form and detail thereof, may be made therein, without departing from the spirit and scope  
5 of the invention.

What is claimed is:

CLAIMS

- 1 1. A heterostructure for a diffused metal oxide semiconductor (DMOS) transistor  
2 comprising:  
3 a monocrystalline Si substrate;  
4 a relaxed SiGe uniform composition layer on said substrate; and  
5 a strained-Si channel layer on said uniform composition layer.
- 1 2. The heterostructure of claim 1, wherein a compositionally graded SiGe  
2 epitaxial layer is positioned between said Si substrate and said uniform composition  
3 layer.
- 1 3. The heterostructure of claim 1, wherein said strained-Si channel layer is  
2 spatially separated from the surface of the heterostructure.
- 1 4. The heterostructure of claim 3, wherein a semiconductor layer is provided on  
2 said strained-Si channel layer such that said strained-Si channel layer is buried below the  
3 surface of the heterostructure.
- 1 5. The heterostructure of claim 1, wherein an insulator is imbedded in between  
2 said strained-Si channel layer and said substrate.
- 1 6. The heterostructure of claim 1, wherein said relaxed SiGe layer is planarized  
2 prior to application of said strained-Si channel.
- 1 7. An integrated circuit comprising a heterostructure for a diffused metal oxide  
2 semiconductor (DMOS) transistor, said heterostructure comprising a monocrystalline Si  
3 substrate, a relaxed SiGe uniform composition layer on said substrate, and a strained-Si  
4 channel layer on said uniform composition layer.
- 1 8. The integrated circuit of claim 7, wherein a compositionally graded SiGe  
2 epitaxial layer is positioned between said Si substrate and said uniform composition  
3 layer.
- 1 9. The integrated circuit of claim 7, wherein said strained-Si channel layer is  
2 spatially separated from the surface of the heterostructure.

1           10. The integrated circuit of claim 9, wherein a semiconductor layer is provided  
2   on said strained-Si channel layer such that said strained-Si channel layer is buried below  
3   the surface of the heterostructure.

1           11. The integrated circuit of claim 7, wherein an insulator is imbedded in  
2   between said strained-Si channel layer and said substrate.

1           12. The integrated circuit of claim 7, wherein said relaxed SiGe layer is  
2   planarized prior to application of said strained-Si channel.

1           13. A heterostructure for a diffused metal oxide semiconductor (DMOS) transistor  
2   comprising:  
3       a monocrystalline Si substrate;  
4       a relaxed SiGe uniform composition layer on said substrate;  
5       a first strained-Si channel layer on said uniform composition layer;  
6       a SiGe cap layer on said strained-Si channel layer; and  
7       a second strained-Si layer on said cap layer.

1           14. The heterostructure of claim 13, wherein a compositionally graded SiGe  
2   epitaxial layer is between said Si substrate and said uniform composition layer.

1           15. The heterostructure of claim 13, wherein an insulator layer is imbedded in  
2   between said strained-Si channel layer and said substrate.

1           16. The heterostructure of claim 13, wherein said relaxed SiGe layer is  
2   planarized prior to application of said strained-Si channel layer.

1           17. An integrated circuit comprising a heterostructure for a diffused metal oxide  
2   semiconductor (DMOS) transistor, said heterostructure comprising a monocrystalline Si  
3   substrate, a relaxed SiGe uniform composition layer on said substrate, a first strained-Si  
4   channel layer on said uniform composition layer, a SiGe cap layer on said strained-Si  
5   channel layer and a second strained-Si layer on said cap layer.

1           18. The integrated circuit of claim 17, wherein a compositionally graded SiGe  
2   epitaxial layer is between said Si substrate and said uniform composition layer.

1 19. The integrated circuit of claim 17, wherein an insulator layer is imbedded in  
2 between said strained-Si channel layer and said substrate.

1 20. The integrated circuit of claim 17, wherein said relaxed SiGe layer is  
2 planarized prior to application of said strained-Si channel layer.


1 21. A method of fabricating a heterostructure for a diffused metal oxide  
2 semiconductor (DMOS) transistor comprising:  
3 providing a monocrystalline Si substrate;  
4 applying a relaxed SiGe uniform composition layer on said substrate; and  
5 applying a strained-Si channel layer on said uniform composition layer.

1 22. A method of fabricating a heterostructure for a diffused metal oxide  
2 semiconductor (DMOS) transistor comprising:  
3 providing a monocrystalline Si substrate;  
4 applying a compositionally graded SiGe epitaxial layer on said substrate;  
5 applying a uniform composition SiGe cap layer on said graded layer; and  
6 applying a strained-Si channel layer on said cap layer.


1 23. A method of fabricating a heterostructure for a diffused metal oxide  
2 semiconductor (DMOS) transistor comprising:  
3 providing a monocrystalline Si substrate;  
4 applying a relaxed SiGe uniform composition layer on said substrate;  
5 applying a first strained-Si channel layer on said uniform composition layer;  
6 applying a SiGe cap layer on said strained-Si channel layer; and  
7 applying a second strained-Si layer on said cap layer.

1 24. A method of fabricating a heterostructure for a diffused metal oxide  
2 semiconductor (DMOS) transistor comprising:  
3 providing a monocrystalline Si substrate;  
4 applying a compositionally graded SiGe epitaxial layer on said substrate;  
5 applying a uniform composition SiGe layer on said graded layer;  
6 applying a first strained-Si channel layer on said uniform composition SiGe layer;  
7 applying a SiGe cap layer on said strained-Si channel layer; and  
8 applying a second strained-Si layer on said cap layer.


1 / 7




**FIG. 1**



**FIG. 2A**





**FIG. 2B**





**FIG. 2C**

2 / 7



**FIG. 3****FIG. 4**

3 / 7

**FIG. 5****FIG. 6**





4 / 7



*FIG. 7A**FIG. 7B*

SUBSTITUTE SHEET (RULE 26)




5 / 7

**FIG. 8****FIG. 9**

6/7

**FIG. 10****FIG. 11**

7/7

**FIG. 12A****FIG. 12B****FIG. 13**

# INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 01/01730

## A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H01L29/10 H01L21/336 H01L29/06

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

WPI Data, EPO-Internal

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 906 951 A (CHU JACK OON ET AL) 25 May 1999 (1999-05-25) column 2, line 40 -column 4, line 5; figures 1-5	1-24
X	US 5 759 898 A (PITNER PHILIP MICHAEL ET AL) 2 June 1998 (1998-06-02) column 2, line 66 -column 4, line 6; figures 1,2	1,5-7, 11,12,21



Further documents are listed in the continuation of box C.



Patent family members are listed in annex.

\* Special categories of cited documents :

\*A\* document defining the general state of the art which is not considered to be of particular relevance

\*E\* earlier document but published on or after the international filing date

\*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

\*O\* document referring to an oral disclosure, use, exhibition or other means

\*P\* document published prior to the international filing date but later than the priority date claimed

\*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

\*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

\*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

\*&\* document member of the same patent family

Date of the actual completion of the international search

10 May 2001

Date of mailing of the international search report

18/05/2001

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040. Tx. 31 651 epo nl.  
Fax: (+31-70) 340-3016

Authorized officer

Nesso, S

# INTERNATIONAL SEARCH REPORT

Int. Application No

PCT/US 01/01730

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	<p>O'NEILL A G ET AL: "SIGE VIRTUAL SUBSTRATE N-CHANNEL HETEROJUNCTION MOSFETS" SEMICONDUCTOR SCIENCE AND TECHNOLOGY, INSTITUTE OF PHYSICS. LONDON, GB, vol. 14, no. 9, September 1999 (1999-09), pages 784-789, XP000850219 ISSN: 0268-1242 page 784, column 2, line 26 -page 785, column 2, line 9; figure 1</p>	<p>1-4, 6-10, 12-14, 16-18, 20-24</p>
X	<p>WELSER J ET AL: "ELECTRON MOBILITY ENHANCEMENT IN STRAINED-SI N-TYPE METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTORS" IEEE ELECTRON DEVICE LETTERS, US, IEEE INC. NEW YORK, vol. 15, no. 3, 1 March 1994 (1994-03-01), pages 100-102, XP000439165 ISSN: 0741-3106 paragraph '00II!; figures 1A-1B</p>	<p>1-4, 6-10, 12-14, 16-18, 20-24</p>
X	<p>RIM K K ET AL: "TRANSCONDUCTANCE ENHANCEMENT IN DEEP SUBMICRON STRAINED-SI N-MOSFETS" SAN FRANCISCO, CA, DEC. 6 - 9, 1998, NEW YORK, NY: IEEE, US, 6 December 1998 (1998-12-06), pages 707-710, XP000859469 ISBN: 0-7803-4775-7 figure 2</p>	<p>1-4, 6-10, 12, 16, 20-22</p>

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 01/01730

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5906951 A	25-05-1999	JP 2908787 B	21-06-1999
		JP 10308503 A	17-11-1998
		US 6059895 A	09-05-2000
US 5759898 A	02-06-1998	US 5461243 A	24-10-1995
		EP 0651439 A	03-05-1995
		JP 2694120 B	24-12-1997
		JP 7169926 A	04-07-1995

**THIS PAGE BLANK (USPTO)**